Accurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model

Author's Department

Electronics & Communications Engineering Department

Find in your Library

#NAME?

Document Type

Research Article

Publication Title

Journal of Advanced Research

Publication Date

1-1-2016

doi

10.1016/j.jare.2015.02.006

First Page

89

Last Page

94

This document is currently not available here.

Plum Print visual indicator of research metrics
PlumX Metrics
  • Citations
    • Citation Indexes: 7
  • Usage
    • Abstract Views: 1
  • Captures
    • Readers: 19
see details

Share

COinS