Title

Testing of N-Stage 1 bit per stage Pipelined ADC using Test Input Regeneration

Author's Department

Electronics & Communications Engineering Department

Document Type

Research Article

Publication Title

WSEAS Transactions on Circuits and Systems

Publication Date

11-1-2013

First Page

331

Last Page

340

This document is currently not available here.

Share

COinS